loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Euromicro Symposium on Digital System Design (DSD'04)
A Fast and Well-Structured Multiplier
Rennes, France
August 31-September 03
ISBN: 0-7695-2203-3
Jung-Yup Kang, University of Southern California
Jean-Luc Gaudiot, University of California at Irvine
The performance of multiplication is crucial for multimedia applications such as 3D graphics and signal processing systems which depend on extensive numbers of multiplications. Previously reported multiplication algorithms mainly focus on rapidly reducing the partial products rows down to final sums and carries used for the final accumulation. These techniques mostly rely on circuit optimization and minimization of the critical paths.
In this paper, an algorithm to achieve fast multiplication in two's complement representation is presented. Indeed, our approach focuses on reducing the number of partial product rows. In turn, this directly influences the speed of the multiplication, even before applying partial products reduction techniques. Fewer partial products rows are produced, thereby lowering the overall operation time. This results in a true diamond-shape for the partial product tree which is more efficient in terms of implementation.
Citation:
Jung-Yup Kang, Jean-Luc Gaudiot, "A Fast and Well-Structured Multiplier," dsd, pp.508-515, Euromicro Symposium on Digital System Design (DSD'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.