loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'04)
Response Compaction for Test Time and Test Pins Reduction Based on Advanced Convolutional Codes
Cannes, France
October 10-October 13
ISBN: 0-7695-2241-6
Yinhe Han, Chinese Academy of Sciences, Beijing, China
Yu Hu, Chinese Academy of Sciences, Beijing, China
Huawei Li, Chinese Academy of Sciences, Beijing, China
Xiaowei Li, Chinese Academy of Sciences, Beijing, China
Anshuman Chandra, Synopsys, Inc., Mountain View, CA
This paper addresses the problem of test response compaction. In order to maximize compaction ratio, a single-output encoder based on check matrix of a (n, n-1, m, 3) convolutional code is presented. When the proposed four theorems are satisfied, the encoder can avoid two and any odd erroneous bit cancellations, handle one unknown bit(X bit) and diagnose one erroneous bit. Two types of encoders are proposed to implement the check matrix of the convolutional code. Large number of X bits can be tolerated by choosing a proper memory size and weight of check matrix, which can also be obtained by an optimized input assignment algorithm. Some experimental results would verify the efficiency of the proposed optimized algorithm.
Citation:
Yinhe Han, Yu Hu, Huawei Li, Xiaowei Li, Anshuman Chandra, "Response Compaction for Test Time and Test Pins Reduction Based on Advanced Convolutional Codes," dft, pp.298-305, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.