loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'04)
IC HTOL Test Stress Condition Optimization
Cannes, France
October 10-October 13
ISBN: 0-7695-2241-6
Brian Peng, National Taiwan University
Ing-Yi Chen, National Taipei University of Technology
Sy-Yen Kuo, National Taiwan University
Colin Bolger, VIA Technology Incorporation, Taiwan
HTOL (High Temperature Operation Life) test is used to determine the effects of bias and temperature stress conditions on solid-state devices over time. It simulates the devices' operating condition in an accelerated manner, and is primarily for device reliability evaluation. This paper addresses an SA (Simulated Annealing) method used for the HTOL test stress condition decision-making that is an optimization problem. The goal is to reduce the resources for the HTOL test, hardware or time, under reliability constraints. The theory of reliability statistic model and the SA algorithm are presented. In our optimization algorithm, we need to calculate the accurate HTOL stressed power for the next optimization loop since the Vs (Stressed Voltage) that is optimized will affect not only Afv (Voltage Acceleration Factor) but also Aft (Thermal Acceleration Factor). A curve-fitting algorithm is applied to get reasonable accelerated factors and reliability calculations. The model selection process and statistical analysis of fitted data by different models are also presented. Experimental results with different stress condition priorities and different user settings are given to demonstrate the effectiveness of our approach.
Citation:
Brian Peng, Ing-Yi Chen, Sy-Yen Kuo, Colin Bolger, "IC HTOL Test Stress Condition Optimization," dft, pp.272-279, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.