18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03)
Heterogeneous Redundancy for Fault and Defect Tolerance with Complexity Independent Area Overhead
Boston, Massachusetts
November 03-November 05
ISBN: 0-7695-2042-1
The continuous increase in digital system complexity is raising the area cost of redundancy-based fault and defect tolerance. This paper introduces a technique for heterogeneous redundancy in control path and datapath circuitry that provides high reliability with area overhead that is independent of system complexity. Small amounts of circuit-specific reconfigurable logic are finely integrated with fixed-logic circuitry to provide fine-grained heterogeneous fault and defect tolerance. Results reveal that the technique is effective for a variety of circuits, providing high reliability with a constant magnitude area overhead that is independent of system complexity.
Citation:
Vinu Vijay Kumar, John Lach, "Heterogeneous Redundancy for Fault and Defect Tolerance with Complexity Independent Area Overhead," dft, pp.571, 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03), 2003