18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03) Efficiency of Transient Bit-Flips Detection by Software Means: A Complete Study Boston, Massachusetts November 03-November 05 ISBN: 0-7695-2042-1
This paper characterizes the effectiveness of an error detection technique that addresses transient faults induced by the environment (radiation, EMC) in processor-based architectures. Experimental results obtained from fault injection sessions performed on two platforms built around a 32-bit digital signal processor and an 8-bit microcontroller, provide objective figures about the efficiency of the proposed approach.
Citation:
B. Nicolescu, P. Peronnard, R. Velazco, Y. Savaria, "Efficiency of Transient Bit-Flips Detection by Software Means: A Complete Study," dft, pp.377, 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03), 2003 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||