loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03)
Power Supply Current Test Approach for Resistive Fault Screening in Embedded Analog Circuits
Boston, Massachusetts
November 03-November 05
ISBN: 0-7695-2042-1
Marco S. Dragic, University of Alberta
Martin Margala, University of Rochester
A feasibility of non-specification based method for testing of analog integrated circuits in 0.13?m CMOS process has been explored. The method is an extension of digital IDD test to analog circuits. We investigated detection rate of resistive open and short faults within a MOSFET device in several analog circuits implemented in 0.13?m CMOS technology. Input test signals are optimized for maximum detectability of introduced faults. Stimulus required for defect screening are DC signals which can be easily produced on-chip. It is shown in this paper that with respect to the used fault models the detection success rate for introduced faults is 100% for resistive shorts and 67% for resistive opens. This simple method is suitable for production testing, as a preliminary and complementary test of embedded analog circuits for early defect screening in highly integrated environment.
Citation:
Marco S. Dragic, Martin Margala, "Power Supply Current Test Approach for Resistive Fault Screening in Embedded Analog Circuits," dft, pp.124, 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.