loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design, Automation and Test in Europe Conference and Exhibition Volume I (DATE'04)
Paris, France
February 16-February 20
ISBN: 0-7695-2085-5
ASCII Text
x 
 
M. Brière, L. Carrel, T. Michalke, F. Mieyeville, I. O?Connor, F. Gaffiot, "Design and Behavioral Modeling Tools for Optical Network-on-Chip," Design, Automation and Test in Europe Conference and Exhibition, vol. 1, pp. 10738, Design, Automation and Test in Europe Conference and Exhibition Volume I (DATE'04), 2004.
 
 
BibTex
x
 
@article{ 10.1109/DATE.2004.1268955,
author = {M. Brière and L. Carrel and T. Michalke and F. Mieyeville and I. O?Connor and F. Gaffiot},
title = {Design and Behavioral Modeling Tools for Optical Network-on-Chip},
journal ={Design, Automation and Test in Europe Conference and Exhibition},
volume = {1},
year = {2004},
issn = {1530-1591},
pages = {10738},
doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268955},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Design, Automation and Test in Europe Conference and Exhibition
TI - Design and Behavioral Modeling Tools for Optical Network-on-Chip
SN - 1530-1591
SP
EP
A1 - M. Brière,
A1 - L. Carrel,
A1 - T. Michalke,
A1 - F. Mieyeville,
A1 - I. O?Connor,
A1 - F. Gaffiot,
PY - 2004
KW - null
VL - 1
JA - Design, Automation and Test in Europe Conference and Exhibition
ER -
 
M. Brière, Ecole Centrale de Lyon
L. Carrel, Ecole Centrale de Lyon
T. Michalke, Ecole Centrale de Lyon
F. Mieyeville, Ecole Centrale de Lyon
I. O?Connor, Ecole Centrale de Lyon
F. Gaffiot, Ecole Centrale de Lyon
In this paper, we present a tool to analyse photonic devices that can be used to realize basic building blocks of an optical network-on-chip (ONoC). Co-design between electrical tools and optical tools is possible. The VHDL-AMS language has been used to implement behavioral models of photonic devices. For low-level simulation, a gateway between an optical simulator, based on the finite elements method, and a typical EDA layout editor has been realized.
Citation:
M. Brière, L. Carrel, T. Michalke, F. Mieyeville, I. O?Connor, F. Gaffiot, "Design and Behavioral Modeling Tools for Optical Network-on-Chip," date, vol. 1, pp.10738, Design, Automation and Test in Europe Conference and Exhibition Volume I (DATE'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.