Extremely Low-Power Logic

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Christian Piguet Articles by Jacques Gautier Articles by Christoph Heer Articles by Ian O?Connor Articles by U. Schlichtmann

Design, Automation and Test in Europe Conference and Exhibition Volume I (DATE'04)

Paris, France

February 16-February 20

ISBN: 0-7695-2085-5

	ASCII Text	x
	Christian Piguet, Jacques Gautier, Christoph Heer, Ian O?Connor, U. Schlichtmann, "Extremely Low-Power Logic," Design, Automation and Test in Europe Conference and Exhibition, vol. 1, pp. 10656, Design, Automation and Test in Europe Conference and Exhibition Volume I (DATE'04), 2004.

	BibTex	x
	@article{ 10.1109/DATE.2004.1268919, author = {Christian Piguet and Jacques Gautier and Christoph Heer and Ian O?Connor and U. Schlichtmann}, title = {Extremely Low-Power Logic}, journal ={Design, Automation and Test in Europe Conference and Exhibition}, volume = {1}, year = {2004}, issn = {1530-1591}, pages = {10656}, doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268919}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Design, Automation and Test in Europe Conference and Exhibition TI - Extremely Low-Power Logic SN - 1530-1591 SP EP A1 - Christian Piguet, A1 - Jacques Gautier, A1 - Christoph Heer, A1 - Ian O?Connor, A1 - U. Schlichtmann, PY - 2004 KW - null VL - 1 JA - Design, Automation and Test in Europe Conference and Exhibition ER -

Christian Piguet, CSEM

Jacques Gautier, CEA-LETI

Christoph Heer, Infineon Technologies

Ian O?Connor, Ecole centrale de Lyon

U. Schlichtmann, Technical University of Munich

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268919

For extremely Low-power Logic, three very new and promising techniques will be described. The first are methods on circuit and system level for reduced supply voltages. In large logic blocks, interconnect becomes a main issue, that could be solved by on-chip optical interconnect. Nano-devices will also be presented, as a possibility to compute with nearly zero power, and compared to future 10 nanometers transistors.

Citation:

Christian Piguet, Jacques Gautier, Christoph Heer, Ian O?Connor, U. Schlichtmann, "Extremely Low-Power Logic," date, vol. 1, pp.10656, Design, Automation and Test in Europe Conference and Exhibition Volume I (DATE'04), 2004

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.