Design, Automation and Test in Europe Conference and Exhibition (DATE'03)
Virtual Hardware Byte Code as a Design Platform for Reconfigurable Embedded Systems
Munich, Germany
March 03-March 07
ISBN: 0-7695-1870-2
Reconfigurable hardware will be used in many future embedded applications. Since most of these embedded systems will be temporarily or permanently connected to a network, the possibility to reload parts of the application at run time arises. In the 90ies it was recognized, that the huge variety of processors would lead to a tremendous amount of binaries for the same piece of software. For the hardware parts of an embedded system, the situation today is even worse. The java approach based on a java virtual machine (JVM) was invented to solve the problem for software. In this paper, we show how the hardware parts of an embedded system can be implemented in a hardware byte code, which can be interpreted using a virtual hardware machine running on an arbitrary FPGA. Our results show that this approach is feasible and that it leads to fast, portable and reconfigurable designs, which run on any programmable target architecture.
Index Terms:
Virtual Hardware Machine, Byte Code, FPGA
Citation:
Sebastian Lange, Udo Kebschull, "Virtual Hardware Byte Code as a Design Platform for Reconfigurable Embedded Systems," date, vol. 1, pp.10302, Design, Automation and Test in Europe Conference and Exhibition (DATE'03), 2003