Design, Automation and Test in Europe Conference and Exhibition (DATE'03)
A Technique for High Ratio LZW Compression
Munich, Germany
March 03-March 07
ISBN: 0-7695-1870-2
Reduction of both the test suite size and the download time of test vectors is important in today's System-On-a-Chip designs. In this paper, a method for compressing the scan test patterns using the LZW algorithm is presented. This method leverages the large number of "Don't-Cares" in test vectors in order to improve the compression ratio significantly. The hardware decompression architecture presented here uses existing on-chip embedded memories. Tests using the ISCAS89 and the ITC99 benchmarks show that this method achieves high compression ratios.
Citation:
Michael J. Knieser, Francis G. Wolff, Chris A. Papachristou, Daniel J. Weyer, David R. McIntyre, "A Technique for High Ratio LZW Compression," date, vol. 1, pp.10116, Design, Automation and Test in Europe Conference and Exhibition (DATE'03), 2003