loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design, Automation and Test in Europe Conference and Exhibition (DATE'03)
Circuit and Platform Design Challenges in Technologies beyond 90nm
Munich, Germany
March 03-March 07
ISBN: 0-7695-1870-2
Bill Grundmann, Intel Corporation
Rajesh Galivanche, Intel Corporation
Sandip Kundu, Intel Corporation
There are already a huge number of problems for silicon designers and it is likely to just get worse. Many of these problems are technical associated with shrinking geometries and increasing architecture complexities, but there are a significant number that seem to be caused by procedurally related mistakes and issues. Many of the technical problems are solved and re-solved on a piece-meal basis, focusing on local optimizations of small design-space problems. Unfortunately, many of these local solutions really create a less apparent but larger inefficiency in the whole design flow. The reason for this is that a few ever look at the whole design methodology, especially as it applies to large design teams. As a consequence, this lack of oversight for the whole methodology is causing project procedural problems and inefficiencies.
Citation:
Bill Grundmann, Rajesh Galivanche, Sandip Kundu, "Circuit and Platform Design Challenges in Technologies beyond 90nm," date, vol. 1, pp.10044, Design, Automation and Test in Europe Conference and Exhibition (DATE'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.