loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design, Automation and Test in Europe (DATE '00)
A Versatile Built-In Self-Test Scheme for Delay Fault Testing
Paris, France
March 27-March 30
ISBN: 0-7695-0537-6
Y. Tsiatouhas, ISD S.A.
Th. Haniotakis, University of Athens
A. Arapoyanni, University of Athens
D. Nikolos, University of Patras
A new Built-In Self Test (BIST) scheme that can be used for both off-line production and periodic testing of delay faults as well as for concurrent detection of faults causing signal delays in the field is presented. The scheme is based on the IDDT monitoring of the outputs of the circuit under test (CUT) or functional circuit. The proposed scheme has minimal impact on the performance and silicon area of the design since the same response verifier circuit is used for both off-line and concurrent detection of errors in the field.
Citation:
Y. Tsiatouhas, Th. Haniotakis, A. Arapoyanni, D. Nikolos, "A Versatile Built-In Self-Test Scheme for Delay Fault Testing," date, pp.756, Design, Automation and Test in Europe (DATE '00), 2000
Usage of this product signifies your acceptance of the Terms of Use.