loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design, Automation and Test in Europe (DATE '00)
Shared Memory Implementations of Synchronous Dataflow Specifications
Paris, France
March 27-March 30
ISBN: 0-7695-0537-6
Praveen K. Murthy, Angeles Design Systems
Shuvra S. Bhattacharyya, University of Maryland at College Park
There has been a proliferation of block-diagram environments for specifying and prototyping DSP systems. These include tools from academia like Ptolemy [3], and GRAPE [7], and commercial tools like SPW from Cadence Design Systems, Cossap from Synopsys, and the HP ADS tool from HP.The block diagram languages used in these environments are usually based on dataflow semantics because various subsets of dataflow have proven to be good matches for expressing and modeling signal-processing systems. In particular, synchronous dataflow (SDF)[8] has been found to be a particularly good match for expressing multi-rate signal processing systems.One of the key problems that arise during synthesis from an SDF specification is scheduling. Past work on scheduling [1] from SDF has focused on optimization of program memory and buffer memory. However, in [1], no attempt was made for overlaying or sharing buffers.In this paper, we formally tackle the problem of generating optimally compact schedules for SDF graphs that also attempt to minimize buffering memory under the assumption that buffers will be shared. This will result in schedules whose data memory usage is drastically lower (up to 83%) than methods in the past have achieved.
Citation:
Praveen K. Murthy, Shuvra S. Bhattacharyya, "Shared Memory Implementations of Synchronous Dataflow Specifications," date, pp.404, Design, Automation and Test in Europe (DATE '00), 2000
Usage of this product signifies your acceptance of the Terms of Use.