| | This Article | |
| |
| |
| | Share | |
| |
| |
| | Bibliographic References | |
| |
| |
| | Add to: | |
| |
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
| |
| | Search | |
| |
| |
| | |
Design, Automation and Test in Europe (DATE '00)
Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip DesignJ?rg Henkel
Paris, France
March 27-March 30
ISBN: 0-7695-0537-6
Index Terms:
System-on-a-chip, low power, estimation, intellectual property, cache, on-chip bus
Citation:
Tony D. Givargis, Frank Vahid, "Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip DesignJ?rg Henkel," date, pp.333, Design, Automation and Test in Europe (DATE '00), 2000