Design and Test Space Exploration of Transport-Triggered Architectures

D
DATE
2000
Design, Automation and Test in Europe (DATE '00)
Abstract - Design and Test Space Exploration of Transport-Triggered Architectures

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by V.A. Zivkovic Articles by R.J.W.T. Tangelder Articles by H.G. Kerkhoff

Design, Automation and Test in Europe (DATE '00)

Paris, France

March 27-March 30

ISBN: 0-7695-0537-6

	ASCII Text	x
	V.A. Zivkovic, R.J.W.T. Tangelder, H.G. Kerkhoff, "Design and Test Space Exploration of Transport-Triggered Architectures," Design, Automation and Test in Europe Conference and Exhibition, pp. 146, Design, Automation and Test in Europe (DATE '00), 2000.

	BibTex	x
	@article{ 10.1109/DATE.2000.840031, author = {V.A. Zivkovic and R.J.W.T. Tangelder and H.G. Kerkhoff}, title = {Design and Test Space Exploration of Transport-Triggered Architectures}, journal ={Design, Automation and Test in Europe Conference and Exhibition}, volume = {0}, year = {2000}, issn = {1530-1591}, pages = {146}, doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840031}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Design, Automation and Test in Europe Conference and Exhibition TI - Design and Test Space Exploration of Transport-Triggered Architectures SN - 1530-1591 SP EP A1 - V.A. Zivkovic, A1 - R.J.W.T. Tangelder, A1 - H.G. Kerkhoff, PY - 2000 VL - 0 JA - Design, Automation and Test in Europe Conference and Exhibition ER -

V.A. Zivkovic, University of Twente

R.J.W.T. Tangelder, University of Twente

H.G. Kerkhoff, University of Twente

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840031

This paper describes a new approach in the high level design and test of transport-triggered architectures (TTA), a special type of application specific instruction processors (ASIP). The proposed method introduces the test as an additional constraint, besides throughput and circuit area. The method, that calculates the testability of the system, helps the designer to assess the obtained architectures with respect to test, area and throughput in the early phase of the design and selects the most suitable one. In order to create the templated TTA, the "MOVE" framework has been addressed. The approach is validated with respect to the "Crypt" Unix application.

Citation:

V.A. Zivkovic, R.J.W.T. Tangelder, H.G. Kerkhoff, "Design and Test Space Exploration of Transport-Triggered Architectures," date, pp.146, Design, Automation and Test in Europe (DATE '00), 2000

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.