loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design, Automation and Test in Europe (DATE '99)
Full Scan Fault Coverage With Partial Scan
Munich, Germany
March 09-March 12
ISBN: 0-7695-0078-1
Xijiang Lin, Mentor Graphics Corporation
Irith Pomeranz, University of Iowa
Sudhakar M. Reddy, University of Iowa
In this paper, a test generation based partial scan selec- tion procedure is proposed. The procedure is able to achieve the same level of fault coverage as in a full scan design by scanning only a subset of the ip- ops. New measures are used to guide the ip- op selection during the procedure. The proposed procedure is applied to the ISCAS-89 and the ADDENDUM-93 benchmark circuits. For all the circuits, it is possible to achieve the same fault coverage as that for full scan while scanning a portion of the ip- ops.
Citation:
Xijiang Lin, Irith Pomeranz, Sudhakar M. Reddy, "Full Scan Fault Coverage With Partial Scan," date, pp.468, Design, Automation and Test in Europe (DATE '99), 1999
Usage of this product signifies your acceptance of the Terms of Use.