A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Hisashi Sasaki

Design, Automation and Test in Europe (DATE '99)

Munich, Germany

March 09-March 12

ISBN: 0-7695-0078-1

	ASCII Text	x
	Hisashi Sasaki, "A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine," Design, Automation and Test in Europe Conference and Exhibition, pp. 353, Design, Automation and Test in Europe (DATE '99), 1999.

	BibTex	x
	@article{ 10.1109/DATE.1999.761145, author = {Hisashi Sasaki}, title = {A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine}, journal ={Design, Automation and Test in Europe Conference and Exhibition}, volume = {0}, year = {1999}, issn = {1530-1591}, pages = {353}, doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761145}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Design, Automation and Test in Europe Conference and Exhibition TI - A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine SN - 1530-1591 SP EP A1 - Hisashi Sasaki, PY - 1999 VL - 0 JA - Design, Automation and Test in Europe Conference and Exhibition ER -

Hisashi Sasaki

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761145

Citation:

Hisashi Sasaki, "A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine," date, pp.353, Design, Automation and Test in Europe (DATE '99), 1999

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.