loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design Automation and Test in Europe (DATE '98)
A VHDL SGRAM Model for the Validation Environment of a High Performance Graphic Processor
Paris, France
February 23-February 26
ISBN: 0-8186-8359-7
Michael G. Wahl, Universit?t Siegen SP3D Chipdesign
Holger Völkel, Universit?t Siegen SP3D Chipdesign
To validate the functionality of a new highly complex graphics processor described in VHDL the working environment of the processors has to be modelled. In some cases appropriate models for the external components are commercially available, in other cases these models have to be created. In this paper a general memory model for SGRAMs is presented which had to be implemented to have a flexible simulation environment for a high speed graphics processor at hand. Key features are the generality, the support of SGRAM arrays of various shapes and functions supporting the simulation process. This functionality goes far beyond the capabilities of currently commercially available SGRAM models.
Citation:
Michael G. Wahl, Holger Völkel, "A VHDL SGRAM Model for the Validation Environment of a High Performance Graphic Processor," date, pp.937, Design Automation and Test in Europe (DATE '98), 1998
Usage of this product signifies your acceptance of the Terms of Use.