loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design Automation and Test in Europe (DATE '98)
Innovative System-level Design Environment Based on FORM for Transport Processing System
Paris, France
February 23-February 26
ISBN: 0-8186-8359-7
ASCII Text
x 
 
Kazushige Higuchi, Kazuhiro Shirakawa, "Innovative System-level Design Environment Based on FORM for Transport Processing System," Design, Automation and Test in Europe Conference and Exhibition, pp. 883, Design Automation and Test in Europe (DATE '98), 1998.
 
 
BibTex
x
 
@article{ 10.1109/DATE.1998.655962,
author = {Kazushige Higuchi and Kazuhiro Shirakawa},
title = {Innovative System-level Design Environment Based on FORM for Transport Processing System},
journal ={Design, Automation and Test in Europe Conference and Exhibition},
volume = {0},
year = {1998},
isbn = {0-8186-8359-7},
pages = {883},
doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655962},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Design, Automation and Test in Europe Conference and Exhibition
TI - Innovative System-level Design Environment Based on FORM for Transport Processing System
SN - 0-8186-8359-7
SP
EP
A1 - Kazushige Higuchi,
A1 - Kazuhiro Shirakawa,
PY - 1998
KW - Formal specification
KW - System design
KW - Transport processing system
KW - RTL generation
KW - Specification editor
KW - System level simulation
VL - 0
JA - Design, Automation and Test in Europe Conference and Exhibition
ER -
 
Kazushige Higuchi, NTT Optical Network Systems Laboratories
Kazuhiro Shirakawa, NTT Optical Network Systems Laboratories
This paper presents a system-level design environment for data transport processing systems. In this environment, designers can easily verify system behavior by formally defining data structures and their related actions, without considering detailed timing. In addition, the verified specification can be translated into synthesizable RTL descriptions by a dedicated RTL generator. Thus, using lower-level EDA tools, actual hardware can be obtained directly from a system-level specification.
Index Terms:
Formal specification, System design, Transport processing system, RTL generation, Specification editor, System level simulation
Citation:
Kazushige Higuchi, Kazuhiro Shirakawa, "Innovative System-level Design Environment Based on FORM for Transport Processing System," date, pp.883, Design Automation and Test in Europe (DATE '98), 1998
Usage of this product signifies your acceptance of the Terms of Use.