Sequential Equivalence Checking without State Space Traversal

D
DATE
1998
Design Automation and Test in Europe (DATE '98)
Abstract - Sequential Equivalence Checking without State Space Traversal

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by C.A.J. Van Eijk

Design Automation and Test in Europe (DATE '98)

Paris, France

February 23-February 26

ISBN: 0-8186-8359-7

	ASCII Text	x
	C.A.J. Van Eijk, "Sequential Equivalence Checking without State Space Traversal," Design, Automation and Test in Europe Conference and Exhibition, pp. 618, Design Automation and Test in Europe (DATE '98), 1998.

	BibTex	x
	@article{ 10.1109/DATE.1998.655922, author = {C.A.J. Van Eijk}, title = {Sequential Equivalence Checking without State Space Traversal}, journal ={Design, Automation and Test in Europe Conference and Exhibition}, volume = {0}, year = {1998}, isbn = {0-8186-8359-7}, pages = {618}, doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655922}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Design, Automation and Test in Europe Conference and Exhibition TI - Sequential Equivalence Checking without State Space Traversal SN - 0-8186-8359-7 SP EP A1 - C.A.J. Van Eijk, PY - 1998 VL - 0 JA - Design, Automation and Test in Europe Conference and Exhibition ER -

C.A.J. Van Eijk, Eindhoven University of Technology

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655922

Because general algorithms for sequential equivalence checking require a state space traversal of the product machine, they are computationally expensive. In this paper, we present a new method for sequential equivalence checking which utilizes functionally equivalent signals to prove the equivalence of both circuits, thereby avoiding the state space traversal. The effectiveness of the proposed method is confirmed by experimental results on retimed and optimized ISCAS'89 benchmarks.

Citation:

C.A.J. Van Eijk, "Sequential Equivalence Checking without State Space Traversal," date, pp.618, Design Automation and Test in Europe (DATE '98), 1998

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.