Design Automation and Test in Europe (DATE '98) Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures Paris, France February 23-February 26 ISBN: 0-8186-8359-7
We develop a 0-1 non-linear programming (NLP) model for combined temporal partitioning and high-level synthesis from behavioral specifications destined to be implemented on reconfigurable processors. We present tight linearizations of the NLP model. We present effective variable selection heuristics for a branch and bound solution of the derived linear programming model. We show how tight linearizations combined with good variable selection techniques during branch and bound yield optimal results in relatively short execution times.
Index Terms:
Temporal Partitioning, Synthesis, Non-linear programming, Integer Linear programming
Citation:
Meenakshi Kaul, Ranga Vemuri, "Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures," date, pp.389, Design Automation and Test in Europe (DATE '98), 1998 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||