loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
13th Asian Test Symposium (ATS'04)
Burn-In Stress Test of Analog CMOS ICs
Kenting, Taiwan
November 15-November 17
ISBN: 0-7695-2235-1
Chin-Long Wey, National Central University
Meng-Yao Liu, National Central University
With the successful development of EVoSTA (Extreme-Voltage Stress Test for Analog CMOS ICs), this paper investigated whether the extreme-temperature Burn-in stress test is properly applied for enhancing the gate-oxide reliability of mixed-signal/analog CMOS ICs. Burn-in is an effective screening method used in predicting, achieving, and enhancing field reliability of ICs. Today, almost all IC manufacturers perform 100% burn-in for various durations to screen defective products. However, the major problems associated with burn-in are the determination of exactly how long the burn-in process should continue, balancing appropriately the needs of reliability and the total costs, and what stress vectors should be applied? This paper conducted a feasibility study for resolving such issues.
Citation:
Chin-Long Wey, Meng-Yao Liu, "Burn-In Stress Test of Analog CMOS ICs," ats, pp.360-365, 13th Asian Test Symposium (ATS'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.