loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
13th Asian Test Symposium (ATS'04)
A New Path Delay Test Scheme Based on Path Delay Inertia
Kenting, Taiwan
November 15-November 17
ISBN: 0-7695-2235-1
Chung Liang Chen, National Chiao Tung University
Chung Len Lee, National Chiao Tung University
Ming-Shae Wu, National Chiao Tung University
This paper proposes a new path delay test scheme based on path delay inertia. The scheme only applies pulses of specified widths, which are proportional to path delays, to paths-under-test. It is simple, eliminating the conventional two-pattern test for delay faults. Issues, such as sensitivity of applied pulse widths w.r.t. path delay, related with the scheme were studied and an experimental chip was implemented to demonstrate the scheme.
Citation:
Chung Liang Chen, Chung Len Lee, Ming-Shae Wu, "A New Path Delay Test Scheme Based on Path Delay Inertia," ats, pp.140-144, 13th Asian Test Symposium (ATS'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.