loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
11th Asian Test Symposium (ATS'02)
CMOS Floating Gate Defect Detection Using I DDQ Test with DC Power Supply
Guam, USA
November 18-November 20
ISBN: 0-7695-1825-7
Hiroyuki Michinishi, Okayama University of Science
Tokumi Yokohira, Okayama University
Takuji Okamoto, Okayama University of Science
Toshifumi Kobayashi, Mitsubishi Electric Co.
Tsutomu Hondo, Sharp Takaya Electronics Industry Co.,Ltd.
In this paper, we propose a new IDDQ test method for detecting floating gate defects in CMOS ICs. In the method, unusual increase of the supply current caused by defects is promoted by superposing an AC component on the DC power supply. Feasibility of the test is examined by some experiments on four DUTs with an intentionally caused defect. The results showed that our method could detect clearly all the defects, one of which may be detected by nei-ther any functional logic test nor any conventional IDDQ test.
Citation:
Hiroyuki Michinishi, Tokumi Yokohira, Takuji Okamoto, Toshifumi Kobayashi, Tsutomu Hondo, "CMOS Floating Gate Defect Detection Using I DDQ Test with DC Power Supply," ats, pp.417, 11th Asian Test Symposium (ATS'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.