loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
11th Asian Test Symposium (ATS'02)
On-Chip Tap-Delay Measurements for a Digital Delay-Line Used in High-Speed Inter-Chip Data Communications
Guam, USA
November 18-November 20
ISBN: 0-7695-1825-7
Octavian Petre, MESA+ Research Institute
Hans G. Kerkhoff, MESA+ Research Institute
During the last few years, new synchronization techniques to send data between IC?s at increasingly high datarates have been developed. Some of them rely on digital delay lines. The timing accuracy of the delay lines is crucial for a good functionality of the synchronization mechanism. This paper will present a strategy to measure the tap-delays of a digital delay-line, using the well-known oscillation technique. The occurring measurement error for the presented technique has been calculated. Towards the end of the paper, a new delay-line scheme is shown. The tap-delay measurement becomes much more accurate for this delay-line than for a standard delay-line.
Citation:
Octavian Petre, Hans G. Kerkhoff, "On-Chip Tap-Delay Measurements for a Digital Delay-Line Used in High-Speed Inter-Chip Data Communications," ats, pp.122, 11th Asian Test Symposium (ATS'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.