loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
10th Asian Test Symposium (ATS'01)
Detecting Unique Faults in Multi-port SRAMs
Kyoto, Japan
November 19-November 21
ISBN: 0-7695-1378-6
Said Hamdioui, Intel Corporation and Delft University of Technology
Ad J. van de Goor, Delft University of Technology
David Eastwick, Intel Corporation
Mike Rodgers, Intel Corporation
This paper begins with a brief overview of realistic fault models for multi-port SRAMs with p ports, divided into p classes: single-port faults, two-port faults,..., p-port faults. Except for single-port faults, all other fault classes cannot be detected with the conventional (single-port) memory tests; they require special tests. Next, the paper presents a set of three linear single-addressing tests for unique multi-port memory faults (p >2) that will be merged into a single test.
Citation:
Said Hamdioui, Ad J. van de Goor, David Eastwick, Mike Rodgers, "Detecting Unique Faults in Multi-port SRAMs," ats, pp.37, 10th Asian Test Symposium (ATS'01), 2001
Usage of this product signifies your acceptance of the Terms of Use.