Eighth Asian Test Symposium (ATS'99) A Parallel Generation System of Compact IDDQ Test Sets for Large Combinational Circuits Shanghai, China November 16-November 18 ISBN: 0-7695-0315-2
This paper presents a high performance compact IDDQ test generation system for detecting bridging faults, targeting large circuits. This system is based on the iterative-improvement-based method. We use two-level parallel processing technique for speeding up the test generation significantly, and invoke the assist of a deterministic ATPG for attaining 100% fault efficiency. The experimental results demonstrate its effectiveness.
Index Terms:
ATPG, compact test generation, IDDQ testing, parallel processing
Citation:
Tsuyoshi Shinogi, Terumine Hayashi, "A Parallel Generation System of Compact IDDQ Test Sets for Large Combinational Circuits," ats, pp.164, Eighth Asian Test Symposium (ATS'99), 1999 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||