loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Eighth International Symposium on Asynchronus Circuits and Systems (ASYNC'02)
On-Chip Structures for Timing Measurements and Test
Manchester, United Kingdom
April 08-April 11
ISBN: 0-7695-1540-1
D. J. Kinniment, Newcastle University
G. Russell, Newcastle University
A. Bystrov, Newcastle University
O. V. Maevsky, Newcastle University
A. V. Yakovlev, Newcastle University

This paper describes the use of digitally set delay lines in conjunction with MUTEX time comparison circuits, to measure on-chip signal path timing differences to accuracies of better than 10ps. Three methods of time measurement are described. The first, which uses parallel MUTEXs with a tapped delay line, is analogous to a flash A/D converter. The second one is similar to a successive approximation method. Both are fast, and efficient, but the second requires less hardware for a large number of bits. The third technique uses a MUTEX to amplify small time differences to a measurable size.

Applications for these techniques include adaptive synchronization and input tests, such as data set-up time conditions that currently require the use of very expensive test hardware. We describe an on-chip method of testing these conditions, using uncorrelated signals whose statistics are known, and accurately selecting the conditions to be tested on-chip.

Citation:
D. J. Kinniment, G. Russell, A. Bystrov, O. V. Maevsky, A. V. Yakovlev, "On-Chip Structures for Timing Measurements and Test," async, pp.190, Eighth International Symposium on Asynchronus Circuits and Systems (ASYNC'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.