Relative Timing is introduced as an informal method for aggressive asynchronous design. It is demonstrated on three example circuits (C-Element, FIFO, and RAPPID Tag Unit), facilitating transformations from speed-independent circuits to burst-mode, relative timed, and pulse-mode circuits. Relative timing enables improved performance, area, power and testability in all three cases.
Citation:
Ken Stevens, Shai Rotem, Ran Ginosar, "Relative Timing," async, pp.208, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99), 1999