loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99)
Memory Faults in Asynchronous Microprocessors
Barcelona, Spain
April 19-April 21
ISBN: 0-7695-0031-5
ASCII Text
x 
 
D.W. Lloyd, J.D. Garside, D.A. Gilbert, "Memory Faults in Asynchronous Microprocessors," Asynchronous Circuits and Systems, International Symposium on, pp. 71, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99), 1999.
 
 
BibTex
x
 
@article{ 10.1109/ASYNC.1999.761524,
author = {D.W. Lloyd and J.D. Garside and D.A. Gilbert},
title = {Memory Faults in Asynchronous Microprocessors},
journal ={Asynchronous Circuits and Systems, International Symposium on},
volume = {0},
year = {1999},
issn = {1522-8681},
pages = {71},
doi = {http://doi.ieeecomputersociety.org/10.1109/ASYNC.1999.761524},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Asynchronous Circuits and Systems, International Symposium on
TI - Memory Faults in Asynchronous Microprocessors
SN - 1522-8681
SP
EP
A1 - D.W. Lloyd,
A1 - J.D. Garside,
A1 - D.A. Gilbert,
PY - 1999
VL - 0
JA - Asynchronous Circuits and Systems, International Symposium on
ER -
 
D.W. Lloyd, University of Manchester
J.D. Garside, University of Manchester
D.A. Gilbert, University of Manchester
Although a large number of asynchronous microprocessors have now been designed, relatively few have attempted to handle memory faults. Memory faults create problems for the design of any pipelined system which are exacerbated by the non-deterministic nature of an asynchronous processor.This paper describes these problems as encountered in the design of asynchronous ARM processors and discusses their specific solutions in the AMULET3 processor. Different mechanisms were used, as expedient, to maintain coherency for the various state-holding elements within the processor; these include register renaming and history buffering in addition to resource locking.
Citation:
D.W. Lloyd, J.D. Garside, D.A. Gilbert, "Memory Faults in Asynchronous Microprocessors," async, pp.71, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99), 1999
Usage of this product signifies your acceptance of the Terms of Use.