loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99)
AMULET3 Revealed
Barcelona, Spain
April 19-April 21
ISBN: 0-7695-0031-5
J. D. Garside, University of Manchester,
S. B. Furber, University of Manchester,
S.-H. Chung, University of Manchester
AMULET3 is the third fully asynchronous implementation of the ARM architecture designed at the University of Manchester. It implements the most recent version of the ARM architecture (v4T), including the Thumb instruction set. Significant architectural changes from its predecessors help achieve higher performance without sacrificing the advantages of asynchronous design and some new power-saving features have been incorporated.This paper outlines the AMULET3 microprocessor core, highlighting where this design differs from its predecessors. Most notable among the changes are the use of a Harvard architecture to increase memory bandwidth and the inclusion of a reorder buffer to handle data forwarding and memory faults.
Citation:
J. D. Garside, S. B. Furber, S.-H. Chung, "AMULET3 Revealed," async, pp.51, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99), 1999
Usage of this product signifies your acceptance of the Terms of Use.