loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99)
Generation of Interpretive and Compiled Instruction Set Simulators
Wanchai, Hong Kong
January 18-January 21
ISBN: 0-7803-5012-X
Rainer Leupers, University of Dormund, Germany
Johann Elste, University of Dormund, Germany
Birger Landwehr, University of Dormund, Germany
Due to the large variety of different embedded processor types, retargetable software development tools, such as compilers and simulators, have received attention recently. Retargetability allows to handle different target processors with a single tool. In this paper, we present a system for automatic generation of instruction set simulators for a class of embedded processors. Retargetability is achieved by automatic generation of simulators from processor descriptions, given as behavioral or RT-level HDL models. The presented system is capable of bit-true simulation for arbitrary processor word lengths, and it generates both interpretive or compiled simulators. Experimental results for different processors indicate comparatively high simulation speed.
Citation:
Rainer Leupers, Johann Elste, Birger Landwehr, "Generation of Interpretive and Compiled Instruction Set Simulators," asp-dac, pp.339, Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99), 1999
Usage of this product signifies your acceptance of the Terms of Use.