loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99)
Node Sampling Technique to Speed Up Probability-Based Power Estimation Methods
Wanchai, Hong Kong
January 18-January 21
ISBN: 0-7803-5012-X
Hoon Choi, Korea Advanced Institute of Science and Technology, Taejon, Korea
Hansoo Kim, Korea Advanced Institute of Science and Technology, Taejon, Korea
In-Cheol Park, Korea Advanced Institute of Science and Technology, Taejon, Korea
Seung Ho Hwang, Korea Advanced Institute of Science and Technology, Taejon, Korea
Chong-Min Kyung, Korea Advanced Institute of Science and Technology, Taejon, Korea
We propose a new technique called node sampling to speed up the probability-based power estimation methods. It samples and processes only a small portion of total nodes to estimate the power consumption of a circuit. It is different from the previous speed-up techniques for probability-based methods in that the previous techniques reduce the processing time for each node while our method reduces the number of nodes actually processed. In addition, it is also different from the previous statistical sampling simulation techniques for simulation-based methods in that the previous methods sample the input vectors while our method samples the nodes in the network. The experimental results are very encouraging. The proposed method shows on the average more than 80% and 60% reductions of simulation run time under 20% and 5% error bounds, respectively.
Citation:
Hoon Choi, Hansoo Kim, In-Cheol Park, Seung Ho Hwang, Chong-Min Kyung, "Node Sampling Technique to Speed Up Probability-Based Power Estimation Methods," asp-dac, pp.157, Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99), 1999
Usage of this product signifies your acceptance of the Terms of Use.