Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99) Automatic Constraint Transformation with Integrated Parameter Space Exploration in Analog System Synthesis Wanchai, Hong Kong January 18-January 21 ISBN: 0-7803-5012-X
In this paper, we present a constraint transformation and topology selection methodology that explores the system level parameter space to compute acceptable regions in the component parameter space. The search process of an underlying circuit synthesis tool could be confined to these regions of valid solutions. Experimental results showing the impact of parameter space exploration at a higher level on analog circuit synthesis are presented, demonstrating the effectiveness of this technique.
Citation:
Nagu R. Dhanwada, Adrian Nunez-Aldana, Ranga Vemuri, "Automatic Constraint Transformation with Integrated Parameter Space Exploration in Analog System Synthesis," asp-dac, pp.153, Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99), 1999 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||