loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
15th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'04)
Architectural Support for Arithmetic in Optimal Extension Fields
Galveston, Texas
September 27-September 29
ISBN: 0-7695-2226-2
Johann Gro?sch?dl, IAIK, Graz University of Technology, Austria
Sandeep S. Kumar, Ruhr University Bochum, Germany
Christof Paar, Ruhr University Bochum, Germany
Public-key cryptosystems generally involve computation-intensive arithmetic operations, making them impractical for software implementation on constrained devices such as smart cards. In this paper we investigate the potential of architectural enhancements and instruction set extensions for low-level arithmetic used in public-key cryptography, most notably multiplication in finite fields of large order. The focus of the present work is directed towards a special type of finite fields, the so-called Optimal Extension Fields FG(p^m) where p is a pseudo-Mersenne (PM) prime of the form p = 2^n - c that fits into a single register. Based on the MIPS32 instruction set architecture, we introduce two custom instructions to accelerate the reduction modulo a PM prime. Moreover, we show that multiplication in an Optimal Extension Field can take advantage of a multiply/accumulate unit with a wide accumulator so that a certain number of 64-bit products can be summed up without overflow. The proposed extensions support a wide range of PM primes and allow a reduction modulo 2^n - c to complete in only four clock cycles when n ≤ 32.
Citation:
Johann Gro?sch?dl, Sandeep S. Kumar, Christof Paar, "Architectural Support for Arithmetic in Optimal Extension Fields," asap, pp.111-124, 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.