A GaAs 32-bit Adder

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Andrew Beaumont-Smith Articles by Neil Burgess

13th IEEE Symposium on Computer Arithmetic (ARITH-13 '97)

A GaAs 32-bit Adder

Asilomar, CA

March 06-March 09

ISBN: 0-8186-7846-1

	ASCII Text	x
	Andrew Beaumont-Smith, Neil Burgess, "A GaAs 32-bit Adder," Computer Arithmetic, IEEE Symposium on, pp. 10, 13th IEEE Symposium on Computer Arithmetic (ARITH-13 '97), 1997.

	BibTex	x
	@article{ 10.1109/ARITH.1997.614874, author = {Andrew Beaumont-Smith and Neil Burgess}, title = {A GaAs 32-bit Adder}, journal ={Computer Arithmetic, IEEE Symposium on}, volume = {0}, year = {1997}, issn = {1063-6889}, pages = {10}, doi = {http://doi.ieeecomputersociety.org/10.1109/ARITH.1997.614874}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Arithmetic, IEEE Symposium on TI - A GaAs 32-bit Adder SN - 1063-6889 SP EP A1 - Andrew Beaumont-Smith, A1 - Neil Burgess, PY - 1997 KW - Gallium Arsenide KW - GaAs KW - adder KW - VLSI KW - high speed adder KW - low power VL - 0 JA - Computer Arithmetic, IEEE Symposium on ER -

Andrew Beaumont-Smith, The University of Adelaide

Neil Burgess, The University of Adelaide

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ARITH.1997.614874

This paper presents a new parallel GaAs 32-bit adder based on a combination of the Han-Carlson and Kowalczuk parallel adders. GaAs is particularly sensitive to loading so our aim was to reduce the wire lengths and the fan-out of each gate. Our architecture achieves this by significantly reducing the number of cells in the carry tree while not significantly reducing its speed. The delay of the adder fabricated in 0.6mm MESFET GaAs technology was measured at 1.27ns with a power dissipation of 114mW at 0.9V. The area is 0.3mm2 with a maximum density of 8000 transistors/mm2. The figure of merit is 0.21mW/MHz.gate.

Index Terms:

Gallium Arsenide, GaAs, adder, VLSI, high speed adder, low power

Citation:

Andrew Beaumont-Smith, Neil Burgess, "A GaAs 32-bit Adder," arith, pp.10, 13th IEEE Symposium on Computer Arithmetic (ARITH-13 '97), 1997

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.