|
|
Table of Contents
Where we're going (Abstract)
pp. 6-7
Charles Moore, The University of Texas at Austin
Kevin W. Rudd, Intel
Ruby B. Lee, Princeton University
Pradip Bose, IBM T.J. Watson Research pp. 8-10
Checkpoint Processing and Recovery: An Efficient, Scalable Alternative to Reorder Buffers (Abstract)
Haitham Akkary, Portland State University
Ravi Rajwar, Intel Microarchitecture Research Lab
Srikanth T. Srinivasan, Intel Microarchitecture Research Lab pp. 11-19
Onur Mutlu, The University of Texas at Austin
Jared Stark, Intel Microarchitecture Research Lab
Chris Wilkerson, Intel Microarchitecture Research Lab
Yale N. Patt, The University of Texas at Austin pp. 20-25
Michael K. Chen, Stanford University
Kunle Olukotun, Stanford University pp. 26-35
Christoforos E. Kozyrakis, Stanford University
David A. Patterson, University of California at Berkeley pp. 36-45
Karthikeyan Sankaralingam, The University of Texas at Austin
Ramadass Nagarajan, The University of Texas at Austin
Haiming Liu, The University of Texas at Austin
Changkyu Kim, The University of Texas at Austin
Jaehyuk Huh, The University of Texas at Austin
Doug Burger, The University of Texas at Austin
Stephen W. Keckler, The University of Texas at Austin
Charles Moore, The University of Texas at Austin pp. 46-51
Kevin Skadron, University of Virginia
Mircea R. Stan, University of Virginia
Wei Huang, University of Virginia
Sivakumar Velusamy, University of Virginia
Karthik Sankaranarayanan, University of Virginia
David Tarjan, University of Virginia pp. 52-61
Grigorios Magklis, Intel
Greg Semeraro, Rochester Institute of Technology
David H. Albonesi, University of Rochester
Steven G. Dropsho, University of Rochester
Sandhya Dwarkadas, University of Rochester
Michael L. Scott, University of Rochester pp. 62-68
Shubhendu S. Mukherjee, Intel
Christopher T. Weaver, Intel, University of Michigan
Joel Emer, Intel
Steven K. Reinhardt, Intel, University of Michigan
Todd Austin, University of Michigan pp. 70-75
Mohamed A. Gomaa, Purdue University
Chad Scarbrough, Purdue University
T. N. Vijaykumar, Purdue University
Irith Pomeranz, Purdue University pp. 76-83
Discovering and Exploiting Program Phases (Abstract)
Timothy Sherwood, University of California at Santa Barbara
Erez Perelman, University of California at San Diego
Greg Hamerly, University of California at San Diego
Suleyman Sair, North Carolina State University
Brad Calder, University of California at San Diego pp. 84-93
Alaa R. Alameldeen, University of Wisconsin-Madison
David A. Wood, University of Wisconsin-Madison pp. 94-98
Changkyu Kim, The University of Texas at Austin
Doug Burger, The University of Texas at Austin
Stephen W. Keckler, The University of Texas at Austin pp. 99-107
Milo M.K. Martin, University of Wisconsin-Madison
Mark D. Hill, University of Wisconsin-Madison
David A. Wood, University of Wisconsin-Madison pp. 108-116
Ravi Rajwar, Intel Microarchitecture Research Lab
James Goodman, University of Auckland pp. 117-125
Jos? F. Mart?nez, Cornell University
Josep Torrellas, University of Illinois at Urbana-Champaign pp. 126-134
Usage of this product signifies your acceptance of the Terms of Use.
| |||||||||||||||||||||||||

