Runahead Execution: An Effective Alternative to Large Instruction Windows
November/December 2003 (vol. 23 no. 6)
pp. 20-25
An instruction window that can tolerate latencies to DRAM memory is prohibitively complex and power hungry. To avoid having to build such large windows, runahead execution uses otherwise-idle clock cycles to achieve an average 22 percent performance improvement for processors with instruction windows of contemporary sizes. This technique incurs only a small hardware cost and does not significantly increase the processor's complexity.
Citation:
Onur Mutlu, Jared Stark, Chris Wilkerson, Yale N. Patt, "Runahead Execution: An Effective Alternative to Large Instruction Windows," IEEE Micro, vol. 23, no. 6, pp. 20-25, Nov./Dec. 2003, doi:10.1109/MM.2003.1261383
Usage of this product signifies your acceptance of the
Terms of Use.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||