Power Consumption Modeling and Characterization of the TI C6201

Micro
2003
Issue No. 5 - September/October
Abstract - Power Consumption Modeling and Characterization of the TI C6201

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Nathalie Julien Articles by Johann Laurent Articles by Eric Senn Articles by Eric Martin

September/October 2003 (vol. 23 no. 5)

pp. 40-49

	ASCII Text	x
	Nathalie Julien, Johann Laurent, Eric Senn, Eric Martin, "Power Consumption Modeling and Characterization of the TI C6201," IEEE Micro, vol. 23, no. 5, pp. 40-49, September/October, 2003.

	BibTex	x
	@article{ 10.1109/MM.2003.1240211, author = {Nathalie Julien and Johann Laurent and Eric Senn and Eric Martin}, title = {Power Consumption Modeling and Characterization of the TI C6201}, journal ={IEEE Micro}, volume = {23}, number = {5}, issn = {0272-1732}, year = {2003}, pages = {40-49}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2003.1240211}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - Power Consumption Modeling and Characterization of the TI C6201 IS - 5 SN - 0272-1732 SP40 EP49 EPD - 40-49 A1 - Nathalie Julien, A1 - Johann Laurent, A1 - Eric Senn, A1 - Eric Martin, PY - 2003 VL - 23 JA - IEEE Micro ER -

Nathalie Julien, Lester Laboratory, University of South Brittany

Johann Laurent, Lester Laboratory, University of South Brittany

Eric Senn, Lester Laboratory, University of South Brittany

Eric Martin, Lester Laboratory, University of South Brittany

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2003.1240211

This new approach characterizes power dissipation on complex DSPs. Its processor model relies on an initial functional-level power analysis of the target processor together with a characterization that qualifies the more significant architectural and algorithmic parameters for power dissipation. These parameters come from a simple profiling of the assembly code. This functional model accounts for deeply pipelined, superscalar, and hierarchical memory architectures.

Citation:

Nathalie Julien, Johann Laurent, Eric Senn, Eric Martin, "Power Consumption Modeling and Characterization of the TI C6201," IEEE Micro, vol. 23, no. 5, pp. 40-49, Sep./Oct. 2003, doi:10.1109/MM.2003.1240211

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.