Customizing the Branch Predictor to Reduce Complexity and Energy Consumption September/October 2003 (vol. 23 no. 5) pp. 12-25
To exploit instruction-level parallelism, high-end processors use branch predictors consisting of many large, often underutilized structures that cause unnecessary energy waste and high power consumption. By adapting the branch target buffer's size and dynamically disabling a hybrid predictor's components, the authors create a customized branch predictor that saves a significant amount of energy with little performance degradation.
Citation:
Michael C. Huang, Daniel Chaver, Luis Pi?uel, Manuel Prieto, Francisco Tirado, "Customizing the Branch Predictor to Reduce Complexity and Energy Consumption," IEEE Micro, vol. 23, no. 5, pp. 12-25, Sep./Oct. 2003, doi:10.1109/MM.2003.1240209 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||