An Interconnect Architecture for Networking Systems on Chips

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Faraydon Karim Articles by Anh Nguyen Articles by Sujit Dey

September/October 2002 (vol. 22 no. 5)

pp. 36-45

	ASCII Text	x
	Faraydon Karim, Anh Nguyen, Sujit Dey, "An Interconnect Architecture for Networking Systems on Chips," IEEE Micro, vol. 22, no. 5, pp. 36-45, September/October, 2002.

	BibTex	x
	@article{ 10.1109/MM.2002.1044298, author = {Faraydon Karim and Anh Nguyen and Sujit Dey}, title = {An Interconnect Architecture for Networking Systems on Chips}, journal ={IEEE Micro}, volume = {22}, number = {5}, issn = {0272-1732}, year = {2002}, pages = {36-45}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2002.1044298}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - An Interconnect Architecture for Networking Systems on Chips IS - 5 SN - 0272-1732 SP36 EP45 EPD - 36-45 A1 - Faraydon Karim, A1 - Anh Nguyen, A1 - Sujit Dey, PY - 2002 VL - 22 JA - IEEE Micro ER -

Faraydon Karim

Anh Nguyen

Sujit Dey

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2002.1044298

Network processor systems on chips meet the speed and flexibility requirements of next-generation internet routers. The octagon on-chip communication architecture, with its cost, performance, and scalability advantages, supports these network processor SOCs.

Citation:

Faraydon Karim, Anh Nguyen, Sujit Dey, "An Interconnect Architecture for Networking Systems on Chips," IEEE Micro, vol. 22, no. 5, pp. 36-45, Sep./Oct. 2002, doi:10.1109/MM.2002.1044298

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.