An Interconnect Architecture for Networking Systems on Chips September/October 2002 (vol. 22 no. 5) pp. 36-45
Network processor systems on chips meet the speed and flexibility requirements of next-generation internet routers. The octagon on-chip communication architecture, with its cost, performance, and scalability advantages, supports these network processor SOCs.
Citation:
Faraydon Karim, Anh Nguyen, Sujit Dey, "An Interconnect Architecture for Networking Systems on Chips," IEEE Micro, vol. 22, no. 5, pp. 36-45, Sep./Oct. 2002, doi:10.1109/MM.2002.1044298 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||