An Efficient, Low-Cost I/O Subsystem for Network Processors

Design&Test
2003
Issue No. 4 - July/August
Abstract - An Efficient, Low-Cost I/O Subsystem for Network Processors

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Dionisios N. Pnevmatikatos Articles by Ioannis Sourdis Articles by Kyriakos Vlachos

July/August 2003 (vol. 20 no. 4)

pp. 56-64

	ASCII Text	x
	Dionisios N. Pnevmatikatos, Ioannis Sourdis, Kyriakos Vlachos, "An Efficient, Low-Cost I/O Subsystem for Network Processors," IEEE Design and Test of Computers, vol. 20, no. 4, pp. 56-64, July/August, 2003.

	BibTex	x
	@article{ 10.1109/MDT.2003.1214353, author = {Dionisios N. Pnevmatikatos and Ioannis Sourdis and Kyriakos Vlachos}, title = {An Efficient, Low-Cost I/O Subsystem for Network Processors}, journal ={IEEE Design and Test of Computers}, volume = {20}, number = {4}, issn = {0740-7475}, year = {2003}, pages = {56-64}, doi = {http://doi.ieeecomputersociety.org/10.1109/MDT.2003.1214353}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Design and Test of Computers TI - An Efficient, Low-Cost I/O Subsystem for Network Processors IS - 4 SN - 0740-7475 SP56 EP64 EPD - 56-64 A1 - Dionisios N. Pnevmatikatos, A1 - Ioannis Sourdis, A1 - Kyriakos Vlachos, PY - 2003 VL - 20 JA - IEEE Design and Test of Computers ER -

Dionisios N. Pnevmatikatos, Technical University of Crete

Ioannis Sourdis, Technical University of Crete

Kyriakos Vlachos, Bell Laboratories, Lucent Technologies

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2003.1214353

An efficient I/O subsystem enables cost-effective network processing. To improve high-speed data transfer, the I/O subsystem sends data directly into the processing core's register file. An implementation of this subsystem in a single-chip network processor, the Pro3, can sustain advanced inspection firewall processing at 2.5-Gbps TCP traffic.

Citation:

Dionisios N. Pnevmatikatos, Ioannis Sourdis, Kyriakos Vlachos, "An Efficient, Low-Cost I/O Subsystem for Network Processors," IEEE Design and Test of Computers, vol. 20, no. 4, pp. 56-64, July/Aug. 2003, doi:10.1109/MDT.2003.1214353

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.