Compilation Approach for Coarse-Grained Reconfigurable Architectures

Design&Test
2003
Issue No. 1 - January/February
Abstract - Compilation Approach for Coarse-Grained Reconfigurable Architectures

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Jong-eun Lee Articles by Kiyoung Choi Articles by Nikil D. Dutt

January/February 2003 (vol. 20 no. 1)

pp. 26-33

	ASCII Text	x
	Jong-eun Lee, Kiyoung Choi, Nikil D. Dutt, "Compilation Approach for Coarse-Grained Reconfigurable Architectures," IEEE Design and Test of Computers, vol. 20, no. 1, pp. 26-33, January/February, 2003.

	BibTex	x
	@article{ 10.1109/MDT.2003.1173050, author = {Jong-eun Lee and Kiyoung Choi and Nikil D. Dutt}, title = {Compilation Approach for Coarse-Grained Reconfigurable Architectures}, journal ={IEEE Design and Test of Computers}, volume = {20}, number = {1}, issn = {0740-7475}, year = {2003}, pages = {26-33}, doi = {http://doi.ieeecomputersociety.org/10.1109/MDT.2003.1173050}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Design and Test of Computers TI - Compilation Approach for Coarse-Grained Reconfigurable Architectures IS - 1 SN - 0740-7475 SP26 EP33 EPD - 26-33 A1 - Jong-eun Lee, A1 - Kiyoung Choi, A1 - Nikil D. Dutt, PY - 2003 VL - 20 JA - IEEE Design and Test of Computers ER -

Jong-eun Lee, Seoul National University

Kiyoung Choi, Seoul National University

Nikil D. Dutt, University of California, Irvine

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2003.1173050

Coarse-grained reconfigurable architectures can enhance the performance of critical loops and computation-intensive functions. Such architectures need efficient compilation techniques to map algorithms onto customized architectural configurations. A new compilation approach uses a generic reconfigurable architecture to tackle the memory bottleneck that typically limits the performance of many applications.

Citation:

Jong-eun Lee, Kiyoung Choi, Nikil D. Dutt, "Compilation Approach for Coarse-Grained Reconfigurable Architectures," IEEE Design and Test of Computers, vol. 20, no. 1, pp. 26-33, Jan./Feb. 2003, doi:10.1109/MDT.2003.1173050

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.