Advanced Search
CS Search   Google Search

17th International Conference on VLSI Design (VLSI Design 2004)
VLSI Design 2004

17th International Conference on VLSI Design
(VLSI Design 2004)
with the 3rd International Conference on Embedded Systems Design

05-09 January 2004  —   Mumbai, INDIA

As we enter the Giga-scale era, characterized both by transistor count on chip and by frequency of operation, the design of fast and complex systems is becoming a great intellectual challenge. The theme for the 2004 conference, "Design Methodologies for the Giga Scale Era", focuses on the urgent need to develop technologies and solutions that overhaul our design capability.

The conference is a forum for researchers and designers to present and discuss various aspects of VLSI Design, electronic design automation (EDA), and VLSI technologies. The proceedings covers the entire spectrum of activities in the two vital areas, which underpin the semiconductor industry. It concentrates on all aspects of integrated circuit design, technology, and related computer-aided design.

VLSI Design 2004 is jointly held with the 3rd International conference on Embedded Systems. These two fields have a natural synergy, as Embedded Software and Hardware (Co-ware) will be the key to the success of a product. To keep up with theme of the conference, there is a new track on "Technology-Design Interface" along with three earlier ones namely Design, Test and Verification.

Contents: Low Voltage Analog Design; Low Power Logic Synthesis; Formal Verification; Embedded System Design; Mixed Signal Design; Design Methodology; Leakage Reduction; Embedded OS and Software; VLSI Technology; Reconfigurable Design; Design Tools; Emerging Areas in VLSI; RF Design; Interconnect; Fault Detection; System on Chip; Analog Design; Design Methodology; Test Pattern Generation; Embedded Systems; Device Physics; Routing and Interconnect; Testing; Processor Architecture; UWB RF; Layout and Placement; Noise Analysis; Analog and RF Test; Low Power Design; Hardware Implementation of Algorithms; Motion Estimation

1,132 pages / 122 papers, 8 ½" x 11" Softcover
ISBN 0-7695-2072-3, January 2004
Catalog # P2072,  $116.00 Members / $290.00 List  

 See Also [VLSI DESIGN 2003] [VLSI DESIGN / ASP-DAC 2002] 
                 [VLSI DESIGN / ASP-DAC 2002 - CD-ROM] 
                 [VLSI DESIGN 2001] [VLSI DESIGN 2000] [VLSI DESIGN '99]

  Ordering Information