This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth International Conference on Computational Intelligence and Multimedia Applications (ICCIMA'05)
A GA-Based Timing-Driven Placement Technique
Las Vegas, Nevada
August 16-August 18
ISBN: 0-7695-2358-7
Masaya Yoshikawa, Ritsumeikan University
Hidekazu Terai, Ritsumeikan University
Deep-Sub-Micron technology (DSM) of 0.18 micron and below enable the integration of logical circuits having more than 10 million gates. In such a DSM technology, timing constraint has become the dominant factor in the performance of VLSI. This paper discusses a novel timing driven placement technique through Genetic Algorithm. The proposed algorithm has a two-level hierarchical structure consisting of outline placement and detail placement. For selection control, new objective functions are introduced for improving interconnect delay, power consumption and chip area. Experimental result shows improvement of 5.8 % for interconnect delay, 0.1% for power consumption and 0.8% for chip area.
Citation:
Masaya Yoshikawa, Hidekazu Terai, "A GA-Based Timing-Driven Placement Technique," iccima, pp.74-79, Sixth International Conference on Computational Intelligence and Multimedia Applications (ICCIMA'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.