This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Executing DSP Applications in a Fine-Grained Dataflow Environment
October 1991 (vol. 17 no. 10)
pp. 1028-1041

An experimental approach is chosen to investigate the performance of a fine-grained dataflow architecture for numerically intensive digital signal processing (DSP) applications. The focus is on the behavior of pipelined data-parallel algorithms. However, the granularity of the high-level language programming blocks is not explicitly optimized to balance computation and communication; a natural and logical fine-grained decomposition of problems is used instead. The authors interpret their empirical data by means of parameters such as a number of instructions per generic unit of computation, a density of precedence relations, and a serial fraction. The performance and limitations of fine-grained general-purpose dataflow computing are discussed.

[1] A. Agrawal et al., "APRIL: A Processor Architecture for Multiprocessing,"17th Int'l Symp. Computer Architectures, 1990, IEEE Computer Soc. Press, Los Alamitos, Calif., Order No. 2047, pp. 104-114.
[2] R. Alversonet al., "The Tera computer system," inProc. Int. Conf. on Supercomput. ACM Press, 1990, pp. 1-6.
[3] G. M. Amdahl, "Validity of the single processor approach to achieving large scale computer capabilities, " inProc. AFIPS Spring Joint Comput. Conf. (Atlantic City, NJ), 1967.
[4] Arvind, S. K. Heller, and R. S. Nikhil, "Programming generality and parallel computers," inProc. 4th Int. Symp. on Biological and Artificial intelligence Syst., 1988.
[5] Arvind and R. S. Nikhil, "A dataflow approach to general-purpose parallel computing," MIT, Cambridge, Computation Structures Group Memo 302, July 7, 1989.
[6] Arvind and R. S. Nikhil, "Executing a program on the MIT tagged-token dataflow architecture,"IEEE Trans. Computers, vol. 39, Mar. 1990.
[7] R. Buehrer and K. Ekanadham, "Incorporating data flow ideas into von Neumann processors for parallel execution,"IEEE Trans. Comput., vol. C-36, pp. 1515-1522, Dec. 1987.
[8] W. J. Dally, "Performance analysis ofk-aryn-cube interconnection networks,"IEEE Trans. Computers, vol. 39, pp. 775-785, June 1990.
[9] P. Evripidou and J.-L. Gaudiot, "A decoupled graph/computation data-driven architecture with variable-resolution actors," inProc. Int. Conf. on Parallel Processing, 1990, pp. I-405-414.
[10] J.-L. Gaudiot, "Structure handling in data-flow systems,"IEEE Trans. Computers, vol. C-35, pp. 489-501, June 1986.
[11] J.-L. Gaudiot, M. Dubois, L.-T. Lee, and N. G. Thome, "The TX16: a highly programmable multimicroprocessor architecture,"IEEE Micro, pp. 18-31, Oct. 1986.
[12] E. Gelenbe,Multiprocessor Performance. New York: Wiley, 1989.
[13] J. Herath, Y. Yamaguchi, N. Saito, and T. Yuba, "Dataflow computing models, languages, and machines for intelligence computations,"IEEE Trans. Software Eng., vol. 14, pp. 1805-1828, Dec. 1988.
[14] A. J. G. Hey, "Supercomputing with transputers--past, present and future." inProc. Int. Conf. on Supercomput. ACM Press, 1990, pp. 479-489.
[15] D. I. Moldovan and J. A. B. Fortes, "Partitioning and mapping algorithms into fixed size systolic arrays,"IEEE Trans. Comput., vol. C-35, pp. 1-12, Jan. 1986.
[16] A. H. Karp and H. P. Flatt, "Measuring parallel processor performance,"Commun. ACM, vol. 33, no. 5, pp. 539-543, May 1990.
[17] C.-T. King, W.-H. Chou, and L. M. Ni, "Pipelined data-parallel algorithms: part I--concept and modeling,"IEEE Trans. Parallel and Distrib. Syst., vol. 1, pp. 470-485, Oct. 1990.
[18] C.-T. King, W.-H. Chou, and L. M. Ni, "Pipelined data-parallel algorithms: part II--design,"IEEE Trans. Parallel and Distrib. Syst., vol. 1, pp. 486-499, Oct. 1990.
[19] S.Y. Kung,VLSI Array Processors, Prentice Hall, Englewood Cliffs, N.J. 1988.
[20] E. A. Lee, "Programmable DSP architectures: part I,"IEEE ASSP Mag., pp. 4-19, Oct. 1988.
[21] E. A. Lee, "Programmable DSP architectures: part II,"IEEE ASSP Mag., pp. 4-14, Jan. 1989.
[22] E. A. Lee and J. C. Bier, "Architectures for statically scheduled dataflow,"J. Parallel and Distrib. Comput., vol. 10. pp. 333-348, 1990.
[23] R. S. Nikhil, "ID version 88.1 reference manual," MIT, Cambridge, Computation Structures Group Memo 284, Aug. 29, 1988.
[24] R. S. Nikhil and Arvind, "Can dataflow subsume van Neumann computing?" inProc. 16th Ann. Int. Symp. on Computer Architecture, 1989.
[25] R. S. Nikhil, "Id world reference manual," MIT, Cambridge, Computation Structures Group. Nov. 26, 1989.
[26] R. S. Nikhil and Arvind, "Id: a language with implicit parallelism," MIT, Cambridge, Computation Structures Group Memo 305, Feb. 8, 1990.
[27] A. V. Oppenheim and R. W. Schafer,Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
[28] G. M. Papadopoulos and D. E. Culler, "MONSOON: an explicit token-store architecture," inProc. 17th Ann. Int. Symp. on Comput. Architecture, 1990, pp. 82-91.
[29] J. L. Potter and W. C. Meilander, "Array processor supercomputers,"Proc. IEEE, vol. 77, Dec. 1989.
[30] I. Radivojevic, J. Herath, and W. S. Gray, "High-performance DSP architectures for intelligence and control applications,"IEEE Control Syst. Mag., pp. 49-55, June 1991.
[31] S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba, "An architecture of a dataflow single-chip processor,"Proc. ISCA, June 1989.
[32] "TMS320C4x user's guide," Texas Instruments, May 1991.
[33] K. R. Traub, "A compiler for the MIT tagged-token dataflow architecture," M.S. thesis, MIT, Cambridge, Aug. 1986 (also published as MIT Tech. Rep. MIT/LCS/TR-370).
[34] Y. Yamaguchi, S. Sakai, K. Hiraki, Y. Kodama, and T. Yuba, "An architectural design of a highly parallel dataflow machine," inInformation Processing '89, G. X. Ritter, Ed. Amsterdam, The Netherlands: Elsevier-Science, 1989.
[35] H. Yoon, K. Y. Lee, and M. T. Liu, "Performance analysis of multibuffered packet-switching networks in multiprocessor systems,"IEEE Trans. Computers, vol. 39, pp. 319-327, Mar. 1990.
[36] T. Yuba, T. Shimada, K. Hiraki, and H. Kashiwagi, "Sigma-1: a dataflow computer for scientific computation," Electrotechnical Lab., Ibaraki, Japan, Tech. Rep., 1984.
[37] T. Yuba, T. Shimada, Y. Yamaguchi, K. Hiraki, and S. Sakai, "Dataflow computer development in Japan," in Proc. Int. Conf. on Supercomput. ACM Press, 1990, pp. 140-146.

Index Terms:
DSP applications; fine-grained dataflow architecture; numerically intensive digital signal processing; pipelined data-parallel algorithms; high-level language programming blocks; logical fine-grained decomposition; precedence relations; serial fraction; fine-grained general-purpose dataflow computing; computerised signal processing; parallel algorithms; parallel architectures; pipeline processing
Citation:
I.P. Radivojevic, J. Herath, "Executing DSP Applications in a Fine-Grained Dataflow Environment," IEEE Transactions on Software Engineering, vol. 17, no. 10, pp. 1028-1041, Oct. 1991, doi:10.1109/32.99191
Usage of this product signifies your acceptance of the Terms of Use.