This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Estimating the Speedup in Parallel Parsing
January 1985 (vol. 11 no. 1)
pp. 114-124
J. Cohen, Department of Computer Science, Brandeis University
A model for the operation of bottom-up parallel parsing using asynchronous processors is proposed. The model is based on an extension of shift-reduce parsers which are able to merge the information they keep on their stacks. The main objective of the paper is to provide estimates of the speedup attainable when using the proposed model. Three programs were written to measure the speedup. The first is a classical simulator which keeps track of the times spent performing the shift, reduce, and merge operations for each processor. The second is a program which generates "typical" strings in a language and simultaneously keeps track of the number of operations needed to parse the generated strings. The third is a program capable of deducing the num-ber of parsing operations by counting the number of selected terminals appearing in an input string. The results, applicable to the paralel parsing of programs written in a Pascal-like language, show how the speedup varies with the number of processors for different ratios of the times to shift, reduce, and merge. Although the speedup falls considerably below that predicted by theory, substantial gains are still attainable by using a fairly large number of parallel processors. With the decreasing costs of processors, parallel parsing and parallel compilation will become increasingly important and should allow considerable gains in speedup.
Index Terms:
parsing, Compilers, parallelism
Citation:
J. Cohen, S. Kolodner, "Estimating the Speedup in Parallel Parsing," IEEE Transactions on Software Engineering, vol. 11, no. 1, pp. 114-124, Jan. 1985, doi:10.1109/TSE.1985.231848
Usage of this product signifies your acceptance of the Terms of Use.