The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - March-April (2013 vol.10)
pp: 114-127
Lide Duan , AMD, Inc., Austin, TX, USA
Lu Peng , Div. of Electr. & Comput. Eng., Louisiana State Univ., Baton Rouge, LA, USA
Bin Li , Dept. of Exp. Stat., Louisiana State Univ., Baton Rouge, LA, USA
ABSTRACT
Architectural vulnerability factor (AVF) characterizes a processor's vulnerability to soft errors. Interthread resource contention and sharing on a multithreaded processor (e.g., SMT, CMP) shows nonuniform impact on a program's AVF when it is co-scheduled with different programs. However, measuring the AVF is extremely expensive in terms of hardware and computation. This paper proposes a scalable two-level predictive mechanism capable of predicting a program's AVF on a SMT/CMP architecture from easily measured metrics. Essentially, the first-level model correlates the AVF in a contention-free environment with important performance metrics and the processor configuration, while the second-level model captures the interthread resource contention and sharing via processor structures' occupancies. By utilizing the proposed scheme, we can accurately estimate any unseen program's soft error vulnerability under resource contention and sharing with any other program(s), on an arbitrarily configured multithreaded processor. In practice, the proposed model can be used to find soft error resilient thread-to-core scheduling for multithreaded processors.
INDEX TERMS
Predictive models, Benchmark testing, Measurement, Training, Analytical models, Instruction sets, modeling of computer architecture, Hardware reliability, modeling and prediction
CITATION
Lide Duan, Lu Peng, Bin Li, "Predicting Architectural Vulnerability on Multithreaded Processors under Resource Contention and Sharing", IEEE Transactions on Dependable and Secure Computing, vol.10, no. 2, pp. 114-127, March-April 2013, doi:10.1109/TDSC.2012.87
REFERENCES
[1] H. Asadi, V. Sridharan, M. Tahoori, and D. Kaeli, "Balancing Performance and Reliability in the Memory Hierarchy," Proc. Int'l Symp. Performance Analysis of Systems and Software (ISPASS), 2005.
[2] T. Austin, "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design," Proc. Int'l Symp. Microarchitecture (MICRO), 1999.
[3] N. Binkert et al., "The M5 simulator: Modeling networked systems," IEEE Micro, vol. 26, no. 4, pp. 52-60, July/Aug 2006.
[4] A. Biswas, P. Racunas, R. Cheveresan, J. Emer, S. Mukherjee, and R. Rangan, "Computing Architectural Vulnerability Factors for Address-Based Structures," Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA), 2005.
[5] A. Biswas, P. Racunas, J. Emer, and S. Mukherjee, "Computing Accurate AVFs Using ACE Analysis on Performance Models: A Rebuttal," Computer Architecture Letters, vol. 7, no. 1, pp. 21-24, Jan. 2008.
[6] L. Breiman, J. Friedman, R. Olshen, and C. Stone, Classification and Regression Trees. Wadsworth Int'l Group, 1984.
[7] P. Bühlmann, "Boosting for High-Dimensional Linear Models," Ann. of Statistics, vol. 34, pp. 559-583, 2006.
[8] D. Chandra, F. Guo, S. Kim, and Y. Solihin, "Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture," Proc. 11th Int'l Symp. High-Performance Computer Architecture (HPCA), 2005.
[9] C. Cho, W. Zhang, and T. Li, "Informed Microarchitecture Design Space Exploration Using Workload Dynamics," Proc. IEEE/ACM 40th Ann. Int'l Symp. Microarchitecture (MICRO), 2007.
[10] C. Cho, W. Zhang, and T. Li, "Modeling and Analyzing the Effect of Microarchitecture Design Space Parameters on Microprocessor Soft Error Vulnerability," Proc. Int'l Symp. Modeling, Analysis, and Simulation of Computer and Telecomm. Systems (MASCOTS), 2008.
[11] L. Duan, B. Li, and L. Peng, "Versatile Prediction and Fast Estimation of Architectural Vulnerability Factor from Processor Performance Metrics," Proc. 15th Int'l Conf. High-Performance Computer Architecture (HPCA), 2009.
[12] L. Duan, L. Peng, and B. Li, "Two-Level Soft Error Vulnerability Prediction on SMT/CMP Architectures," Proc. IEEE Int'l Symp. Workload Characterization (IISWC), 2011.
[13] L. Duan, Y. Zhang, B. Li, and L. Peng, "Universal Rules Guided Design Parameter Selection for Soft Error Resilient Processors," Proc. Int'l Symp. Performance Analysis of Systems and Software (ISPASS), 2011.
[14] J. Friedman, "Greedy Function Approximation: A Gradient Boosting Machine," The Ann. of Statistics, vol. 29, pp. 1189-1232, 2001.
[15] X. Fu, T. Li, and J. Fortes, "Sim-SODA: A Unified Framework for Architectural Level Software Reliability Analysis," Proc. Workshop Modeling, Benchmarking and Simulation, 2006.
[16] X. Fu, J. Poe, T. Li, and J. Fortes, "Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior," Proc. IEEE 14th Int'l Symp. Modeling, Analysis, and Simulation of Computer and Telecomm. Systems (MASCOTS), 2006.
[17] M. Gomaa, C. Scarbrough, T. Vijaykumar, and I. Pomeranz, "Transient-Fault Recovery for Chip Multiprocessors," Proc. 30th Ann. Int'l Symp. Computer Architecture (ISCA), 2003.
[18] Y. Jiang, X. Shen, C. Jie, and R. Tripathi, "Analysis and Approximation of Optimal Co-Scheduling on Chip Multiprocessors," Proc. 17th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT), 2008.
[19] E. Ipek, S. McKee, B. de Supinski, M. Schulz, and R. Caruana, "Efficiently Exploring Architectural Design Spaces via Predictive Modeling," Proc. 12th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2006.
[20] B. Lee and D. Brooks, "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction," Proc. 12th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2006.
[21] B. Lee, J. Collins, H. Wang, and D. Brooks, "CPR: Composable Performance Regression for Scalable Multiprocessor Models," Proc. IEEE/ACM 41st Ann. Int'l Symp. Microarchitecture (MICRO), 2008.
[22] B. Li, L. Duan, and L. Peng, "Efficient Microarchitectural Vulnerabilities Prediction Using Boosted Regression Trees and Patient Rule Inductions," IEEE Trans. Computers, vol. 59, no. 5, pp. 593-607, May 2010.
[23] X. Li, S. Adve, P. Bose, and J. Rivers, "Online Estimation of Architectural Vulnerability Factor for Soft Errors," Proc. Int'l Symp. Computer Architecture (ISCA), 2008.
[24] X. Li, S. Adve, P. Bose, and J. Rivers, "SoftArch: An Architecture-Level Tool for Modeling and Analyzing Soft Errors," Proc. Int'l Conf. Dependable Systems and Networks (DSN), 2005.
[25] Y. Li, B. Lee, D. Brooks, Z. Hu, and K. Skadron, "CMP Design Space Exploration Subject to Physical Constraints," Proc. Int'l Symp. High-Performance Computer Architecture (HPCA), 2006.
[26] M. Monchiero et al., "Design Space Exploration for Multicore Architectures: Power/Performance/Thermal View," Proc. 20th Ann. Int'l Conf. Supercomputing (ICS), 2006.
[27] S. Mukherjee, M. Kontz, and S. Reinhardt, "Detailed Design and Evaluation of Redundant Multithreading Alternatives," Proc. Int'l Symp. Computer Architecture (ISCA), 2002.
[28] S. Mukherjee, C. Weaver, J. Emer, S. Reinhardt, and T. Austin, "A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor," Proc. IEEE/ACM 36th Ann. Int'l Symp. Microarchitecture (MICRO), 2003.
[29] S. Reinhardt and S. Mukherjee, "Transient Fault Detection via Simultaneous Multithreading," Proc. Int'l Symp. Computer Architecture (ISCA), 2000.
[30] E. Rotenberg, "AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessor," Proc. 29th Ann. Int'l Symp. Fault-Tolerant Computing (FTCS), 1999.
[31] J. Sharkey, D. Ponomarev, and K. Ghose, "M-SIM: A Flexible, Multithreaded Architectural Simulation Environment," Technical Report CS-TR-05-DP01, Dept. of Computer Science, SUNY at Binghamton, Oct. 2005.
[32] T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically Characterizing Large Scale Program Behaviors," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2002.
[33] A. Snavely and D. Tullsen, "Symbiotic Jobscheduling for a Simultaneous Multithreading Processor," Proc. Ninth Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2000.
[34] N. Soundararajan, A. Parashar, and A. Sivasubramaniam, "Mechanisms for Bounding Vulnerabilities of Processor Structures," Proc. Int'l Symp. Computer Architecture (ISCA), 2007.
[35] N. Soundararajan, A. Sivasubramaniam, and V. Narayanan, "Characterizing the Soft Error Vulnerability of Multicores Running Multithreaded Applications," Proc. ACM SIGMETRICS Int'l Conf. Measurement and Modeling of Computer Systems, 2010.
[36] L. Spracklen and S. Abraham, "Chip Multithreading: Opportunities and Challenges," Proc. Int'l Symp. High-Performance Computer Architecture (HPCA), 2005.
[37] V. Sridharan and D. Kaeli, "Eliminating Microarchitectural Dependency from Architecture Vulnerability," Proc. Int'l Symp. High-Performance Computer Architecture (HPCA), 2009.
[38] V. Sridharan and D. Kaeli, "Using Hardware Vulnerability Factors to Enhance AVF Analysis," Proc. Int'l Symp. Computer Architecture (ISCA), 2010.
[39] D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm, "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor," Proc. Int'l Symp. Computer Architecture (ISCA), 1996.
[40] T. Vijaykumar, I. Pomeranz, and K. Cheng, "Transient-Fault Recovery Using Simultaneous Multithreading," Proc. 23rd Int'l Symp. Computer Architecture (ISCA), 2002.
[41] K. Walcott, G. Humphreys, and S. Gurumurthi, "Dynamic Prediction of Architectural Vulnerability from Microarchitectural State," Proc. Int'l Symp. Computer Architecture (ISCA), 2007.
[42] N. Wang, A. Mahesri, and S. Patel, "Examining ACE Analysis Reliability Estimates Using Fault-Injection," Proc. Int'l Symp. Computer Architecture (ISCA), 2007.
[43] N. Wang, J. Quek, T. Rafacz, and S. Patel, "Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline," Proc. Int'l Conf. Dependable Systems and Networks (DSN), 2004.
[44] C. Weaver, J. Emer, S. Mukherjee, and S. Reinhardt, "Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor," Proc. Int'l Symp. Computer Architecture (ISCA), 2004.
[45] S.C. Woo et al., "The SPLASH-2 Programs: Characterizing and Methodological Considerations," Proc. Int'l Symp. Computer Architecture (ISCA), 1995.
[46] T. Zhang and B. Yu, "Boosting with early stopping: Convergence and Consistency," Ann. of Statistics, vol. 33, pp. 1538-1579, 2005.
[47] W. Zhang, X. Fu, T. Li, and J. Fortes, "An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures," Proc. IEEE Int'l Symp. Performance Analysis of Systems and Software (ISPASS), 2007.
[48] W. Zhang and T. Li, "Managing Multi-Core Soft-Error Reliability through Utility-Driven Cross Domain Optimization," Proc. Int'l Conf. Application-Specific Systems, Architectures and Processors (ASAP), 2008.
[49] S. Zhuravlev, S. Blagodurov, and A. Fedorova, "Addressing Shared Resource Contention in Multicore Processors via Scheduling," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2010.
[50] J. Ziegler et al., "IBM Experiments in Soft Fails in Computer Electronics (1978-1994)," IBM J. Research and Development, vol. 40, no. 1, pp. 3-18, 1996.
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool