
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Massimo Alioto, Massimo Poli, Santina Rocchi, "Differential Power Analysis Attacks to Precharged Buses: A General Analysis for SymmetricKey Cryptographic Algorithms," IEEE Transactions on Dependable and Secure Computing, vol. 7, no. 3, pp. 226239, JulySeptember, 2010.  
BibTex  x  
@article{ 10.1109/TDSC.2009.1, author = {Massimo Alioto and Massimo Poli and Santina Rocchi}, title = {Differential Power Analysis Attacks to Precharged Buses: A General Analysis for SymmetricKey Cryptographic Algorithms}, journal ={IEEE Transactions on Dependable and Secure Computing}, volume = {7}, number = {3}, issn = {15455971}, year = {2010}, pages = {226239}, doi = {http://doi.ieeecomputersociety.org/10.1109/TDSC.2009.1}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Dependable and Secure Computing TI  Differential Power Analysis Attacks to Precharged Buses: A General Analysis for SymmetricKey Cryptographic Algorithms IS  3 SN  15455971 SP226 EP239 EPD  226239 A1  Massimo Alioto, A1  Massimo Poli, A1  Santina Rocchi, PY  2010 KW  Differential power analysis (DPA) KW  Data Encryption Standard (DES) KW  Advanced Encryption Standard (AES) KW  security KW  singlerail precharged bus KW  modeling KW  smartcards KW  VLSI. VL  7 JA  IEEE Transactions on Dependable and Secure Computing ER   
[1] W. Rankl and W. Effing, Smart Card Handbook. John Wiley & Sons, 1999.
[2] A. Menezes, P. Van Oorschot, and S. Vanstone, Handbook of Applied Cryptography. CRC Press, 1997.
[3] T.S. Messerges, E.A. Dabbish, and R.H. Sloan, "Examining SmartCard Security under the Threat of Power Analysis Attacks," IEEE Trans. Computers, vol. 51, no. 5, pp. 541552, May 2002.
[4] P. Kocher, "Timing Attacks on Implementations of DiffieHellman RSA, DSS, and Other Systems," Proc. 16th Ann. Int'l Cryptology Conf. Advances in Cryptology (CRYPTO '96), pp. 104113, 1996.
[5] J.F. Dhem, F. Koeune, P.A. Leroux, P. Mestré, J.J. Quisquater, and J.L. Willems, "A Practical Implementation of the Timing Attack," Proc. Smart Card Research Advanced Application Conf. (CARDIS '98), 1998.
[6] E. Biham and A. Shamir, "Differential Fault Analysis of Secret Key Cryptosystems," Proc. Int'l Cryptology Conf. Advances in Cryptology (CRYPTO '97), pp. 513525, 1997.
[7] D. Boneh, R. DeMillo, and R. Lipton, "On the Importance of Checking Cryptographic Protocols for Faults," Proc. Int'l Cryptology Conf. Advances in Cryptology (CRYPTO '97), pp. 3751, 1997.
[8] P. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Proc. Int'l Cryptology Conf. Advances in Cryptology (CRYPTO '99), pp. 388397, 1999.
[9] T.S. Messerges, E.A. Dabbish, and R.H. Sloan, "Investigations of Power Analysis Attacks on Smartcards," Proc. USENIX Workshop Smartcard Technology, pp. 151161, 1999.
[10] W. van Eck, "Electromagnetic Radiation from Video Display Units: An Eavesdropping Risk," Computers Security, vol. 4, pp. 269286, 1985.
[11] C. Clavier, J.S. Coron, and N. Dabbous, "Differential Power Analysis in Presence of Hardware Countermeasures," Proc. Workshop Cryptographic Hardware and Embedded Systems (CHES '00), pp. 252263, 2000.
[12] D.D. Hwang, K. Tiri, A. Hodjat, B.C. Lai, S. Yang, P. Schaumont, and I. Verbauwhede, "AESBased Security Coprocessor IC in 0.18mm CMOS with Resistance to Differential Power Analysis SideChannel Attacks," IEEE J. SolidState Circuits, vol. 41, no. 4, pp. 781791, Apr. 2006.
[13] M. Alioto, M. Poli, S. Rocchi, and V. Vignoli, "Techniques to Enhance the Resistance of Precharged Busses to Differential Power Analysis," Proc. Int'l Workshop Power and Timing Modeling, Optimization and Simulation (PATMOS 2006), pp. 624633, Sept. 2006.
[14] K. Tiri and I. Verbauwhede, "A VLSI Design Flow for Secure SideChannel Attack Resistant ICs," Proc. Design, Automation and Test in Europe, 2005 (DATE '05), pp. 5863, 2005.
[15] Z. Toprak and Y. Leblebici, "LowPower Current Mode Logic for Improved DPAResistance in Embedded Systems," Proc. IEEE Int'l Symp. Circuits and Systems, 2005 (ISCAS '05), pp. 10591062, May 2005.
[16] S. Yang, W. Wolf, N. Vijaykrishnan, D.N. Serpanos, and Y. Xie, "Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach," Proc. Design, Automation and Test in Europe Conf. Exhibition (DATE '05), pp. 6469, 2005.
[17] K.J. Kulikowski, M. Su, A. Smirnov, A. Taubin, M.G. Karpovsy, and D. MacDonald, "Delay Insensitive Encoding and Power Analysis: A Balancing Act," Proc. 11th IEEE Int'l Symp. Asynchronous Circuits and Systems, 2005 (ASYNC '05), pp. 116125, Mar. 2005.
[18] G.F. Bouesse, M. Renaudin, S. Dumont, and F. Germain, "DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement," Proc. Design, Automation and Test in Europe, 2005 (DATE '05), pp. 424429, 2005.
[19] M. Bucci, M. Guglielmo, R. Luzzi, and A. Trifiletti, "A Power Consumption Randomization Countermeasure for DPAResistant Cryptographic Processors," Proc. Int'l Workshop Power and Timing Modeling, Optimization and Simulation (PATMOS '04), pp. 481490, 2004.
[20] G.B. Ratanpal, R.D. Williams, and T.N. Blalock, "An OnChip Signal Suppression Countermeasure to Power Analysis Attacks," IEEE Trans. Dependable Secure Computing, vol. 1, no. 3, pp. 179189, JulySept. 2004.
[21] M. Bucci, R. Luzzi, M. Guglielmo, and A. Trifiletti, "A Countermeasure against Differential Power Analysis Based on Random Delay Insertion," Proc. IEEE Int'l Symp. Circuits and Systems, 2005 (ISCAS '05), pp. 35473550, May 2005.
[22] K. Tiri and I. Verbauwhede, "Charge Recycling Sense Amplifier Based Logic: Securing Low Power Security IC's Against DPA," Proc. 30th European SolidState Circuits Conf. 2004 (ESSCIRC 2004), pp. 179182, Sept. 2004.
[23] X. Zhuang, T. Zhang, and S. Pande, "HIDE: An Infrastructure for Efficiently Protecting Information Leakage on the Address Bus," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS '04), pp. 7284, 2004.
[24] K. Tiri, M. Akmal, and I. Verbauwhede, "A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards," Proc. 28th European SolidState Circuits Conf. (ESSCIRC '02), pp. 403406, 2002.
[25] P. Rakers, L. Connell, and D. Russell, "Secure Contactless Smartcard ASIC with DPA Protection," IEEE Trans. SolidState Circuits, vol. 36, no. 3, pp. 559565, Mar. 2001.
[26] M.A. Hasan, "Power Analysis Attacks and Algorithmic Approaches to Their Countermeasures for Koblitz Curve Cryptosystems," IEEE Trans. Computer, vol. 50, no. 10, pp. 10711083, Oct. 2001.
[27] A. Shamir, "Protecting Smart Cards form Passive Power Analysis with Detached Power Supplies," Proc. Workshop Cryptographic Hardware and Embedded Systems (CHES '00), pp. 7177, 2000.
[28] L. Goubin and J. Patarin, "DES and Differential Power Analysis (The "Duplication" Method)," Proc. Workshop Cryptographic Hardware and Embedded Systems (CHES '99), pp. 158172, 1999.
[29] S. Mangard, "Hardware Countermeasures against DPA  A Statistical Analysis of Their Effectiveness," Proc. RSA Conf. 2004 Cryptographers' Track (CTRSA 2004), Feb. 2004.
[30] S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer, 2007.
[31] M. Alioto, M. Poli, S. Rocchi, and V. Vignoli, "Power Modeling of Precharged Address Bus and Application to MultiBit DPA Attacks to DES Algorithm," Proc. Int'l Workshop Power and Timing Modeling, Optimization and Simulation (PATMOS '06), 2006.
[32] R. Elbaz, L. Torres, G. Sassatelli, P. Guillemin, C. Anguille, C. Buatois, and J.B. Rigaud, "Hardware Engines for Bus Encryption: A Survey of Existing Techniques," Proc. Design, Automation and Test in Europe (DATE 2005), pp. 4045, Mar. 2005.
[33] DES  Federal Information Processing Standards Publication (FIPS PUB) 463, http://csrc.nist.gov/publications/fips/fips463 fips463.pdf, 2009.
[34] AES  Federal Information Processing Standards Publication (FIPS PUB) 197, http://csrc.nist.gov/publications/fips/fips197 fips197.pdf, 2009.
[35] A. Papoulis, Probability, Random Variables, and Stochastic Processes. McGrawHill, 1965.
[36] J. Rabaey, Digital Integrated Circuits (A Design Perspective). PrenticeHall, 1996.
[37] C. Shannon, "Communication Theory of Secrecy Systems," Bell Systems Technical J., vol. 28, pp. 656715, 1949.
[38] R.B. Lin and C.M. Tsai, "Theoretical Analysis of BusInvert Coding," IEEE Trans. VLSI Systems, vol. 10, no. 6, pp. 929935, Dec. 2002.
[39] W. Stallings, Cryptography and Network Security: Principles and Practice, third ed., PrenticeHall, 2003.
[40] M. Abramowitz and I.A. Stegun, Handbook of Mathematical Functions: With Formulas, Graphs, and Mathematical Tables. Dover Publications, 1965.
[41] MIPS Technologies Inc., http:/www.mips.com, 2009.
[42] J. Irwin and D. Page, "Using Media Processors for LowMemory AES Implementation," Proc. IEEE Int. Conf. Appl.Specific Systems, Architectures, Processors, pp. 144154, June 2003.
[43] K. Tiri, D. Hwang, A. Hodjat, B. Lai, S. Yang, P. Schaumont, and I. Verbauwhede, "A SideChannel Leakage Free Coprocessor IC in 0.18mm CMOS for Embedded AESBased Cryptographic and Biometric Processing," Proc. Design Automation Conf. (DAC 2005), pp. 222227, 2005.
[44] G.F. Bouesse, M. Renaudin, and S. Dumont, "DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement," Proc. Design, Automation and Test in Europe (DATE '05), pp. 424429, 2005.
[45] J.I. den Hartog and E.P. de Vink, "Virtual Analysis and Reduction of SideChannel Vulnerabilities of Smartcards," Proc. Second Int'l Workshop Formal Aspect of Security and Trust (FAST '04), pp. 8598, 2004.
[46] A. Schuster and E. Oswald, "Differential Power Analysis of an AES Implementation," SCALab technical report series, www.iaik.tugraz.ac.at/research/scalabindex.php , 2009.
[47] M. Alioto, L. Giancane, G. Scotti, and A. Trifiletti, "Leakage Power Analysis Attacks: a Novel Class of Attacks to Nanometer Cryptographic Circuits," IEEE Trans. Circuits and Systems, part I, vol. 57, no. 2, pp. 355367, Feb. 2010.
[48] M. Alioto, M. Poli, S. Rocchi, "A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits," IEEE Trans. VLSI Systems, vol. 18, no. 5, pp. 711724, May 2010.