CSDL Home IEEE Transactions on Dependable and Secure Computing 2009 vol.6 Issue No.03 - July-September

Subscribe

Issue No.03 - July-September (2009 vol.6)

pp: 202-216

ABSTRACT

Radiation-induced soft errors in combinational logic is expected to become as important as directly induced errors on state elements. Consequently, it has become important to develop techniques to quickly and accurately predict soft-error rates (SERs) in combinational circuits. In this work, we present methodologies to model soft errors in both the device and logic levels. At the device level, a hierarchical methodology to model neutron-induced soft errors is proposed. This model is used to create a transient current library, which will be useful for circuit-level soft-error estimation. The library contains the transient current response to various different factors such as ion energies, operating voltage, substrate bias, angle, and location of impact. At the logic level, we propose a new approach to estimating the SER of logic circuits that attempts to capture electrical, logic, and latch window masking concurrently. The average error of the SER estimates using our approach, compared to the estimates obtained using circuit-level simulations, is 6.5 percent while providing an average speedup of 15,000. We have demonstrated the scalability of our approach using designs from the ISCAS-85 benchmarks.

INDEX TERMS

Soft errors, modeling, Soft-Error Analysis toolset, logic, device.

CITATION

Rajaraman Ramanarayanan, Vijay Degalahal, Ramakrishnan Krishnan, Jung Sub Kim, Vijaykrishnan Narayanan, Yuan Xie, Mary Jane Irwin, Kenan Unlu, "Modeling Soft Errors at the Device and Logic Levels for Combinational Circuits",

*IEEE Transactions on Dependable and Secure Computing*, vol.6, no. 3, pp. 202-216, July-September 2009, doi:10.1109/TDSC.2007.70231REFERENCES

- [3] S. Borkar, T. Karnik, and V. De, “Design and Reliability Challenges in Nanometer Technologies,”
Proc. 41st Design Automation Conf. (DAC '04), p. 75, 2004.- [8] V. Degalahal, S. Cetiner, F. Alim, N. Vijaykrishnan, K. Unlu, and M.J. Irwin, “Sesee: Soft Error Simulation and Estimation Engine,”
Proc. Seventh MAPLD Int'l Conf., 2004.- [12] H. Eriksson and P. Larsson-Edefors, “Glitch-Conscious Low-Power Design of Arithmetic Circuits,”
Proc. Int'l Symp. Circuits and Systems (ISCAS '04), vol. 2, pp. 281-284, May 2004.- [16] X. Liu and M.C. Papaefthymiou, “A Statistical Model of Input Glitch Propagation and Its Application in Power Macromodeling,”
Proc. 45th IEEE Int'l Midwest Symp. Circuits and Systems, vol. 1, pp. 380-383, Aug. 2002.- [25] R.R. Rao, K. Chopra, D. Blaauw, and D. Sylvester, “An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits,”
Proc. Ninth Design, Automation and Test in Europe Conf. (DATE '06), pp. 164-169, Mar. 2006.- [33] B. Zhang, W.S. Wang, and M. Orshansky, “FASER: Fast Analysis of Soft ERror Susceptibility for Cell-Based Designs,”
Proc. Seventh IEEE Int'l Symp. Quality Electronic Design (ISQED '06), pp. 755-760, Mar. 2006.- [34] M. Zhang and N.R. Shanbhag, “A Soft Error Rate Analysis (SERA) Methodology,”
Proc. Int'l Conf. Computer Aided Design (ICCAD'04), pp. 111-118, Nov. 2004.- [36] J. Ziegler, “Terrestrial Cosmic Ray Intensities,”
IBM J. Research and Development, vol. 40, pp. 19-39, Jan. 1996.- [37] J.F. Ziegler and W.A. Lanford, “The Effect of Sea-Level Cosmic Rays on Electronic Devices,”
IEEE Int'l Solid-State Circuits Conf. Digest of Technical Papers, vol. 23, pp. 70-71, Feb. 1980.- [42] http://www.iroctech.com/pdfSoCFITv1.0_datasheet.pdf , 2007.
- [44] http:/www.model.com/, 2007.
- [45]
MCNP, http://mcnp-green.lanl.govindex.html, 2007.- [46]
TRIM, http:/www.srim.org, 2007. |